A user-specific interleaver design for interleave-division multipleaccess (IDMA) systems is proposed. This method can solve the memory cost problem for chip-level interleavers, and reduce the amount of information exchange between mobile stations and base stations to specify the interleaver used as their identifications.
Introduction:
The multiple access scheme recently studied in [1, 2] relies on interleaving as the only means for user separation, and hence it is referred to as interleave-division multiple-access (IDMA). IDMA not only inherits many advantages from conventional code-division multiple-access (CDMA), such as robustness against fading and mitigation of cross-cell interference, but also allows a very simple chip-by-chip (CBC) iterative multiuser detection (MUD) strategy while achieving impressive performance [1, 2] . In multipath channels, the per-user complexity of the IDMA MUD algorithm [2] is O(L), which is independent of the user number K and linear with the channel tap number L. It is much lower than that of other alternatives, such as O(2 K ) for the maximum a posteriori (MAP)-based method [3] and O(K 2 ) for the well-known minimum mean squared error (MMSE) method [4] .
In IDMA systems, different interleavers are assigned to different users. In theory, the user-specific interleavers can be generated independently and randomly. If this is the case, the base station (BS) has to use a considerable amount of memory to store these interleavers, which may cause serious concern when the number of users is large. Also, during the initial link setting-up phase, there should be messages passing between the BS and mobile stations (MSs) to inform each other about their interleavers. Extra bandwidth resource will be consumed for this purpose if the interleavers used by the BS and MSs are long and randomly generated.
In this Letter, we examine a power-interleaver generation method to alleviate this concern. With this method, the interleaver assignment scheme is simplified and memory cost is greatly reduced without sacrificing performance. Fig. 1 Transmitter and receiver structures of IDMA system with K simultaneous users, where p k is the interleaver for user k System model: As shown in Fig. 1 , we consider an IDMA system with K simultaneous users in a quasi-static single-path channel. At the transmitter, the length-N input data sequence
T based on a low-rate code C, where J is the frame length. We call the elements in c k 'chips'. Then c k is permutated by a chip-level interleaver p k , producing the transmitted chip sequence
Normally, C is constructed by serially concatenating a forward error correction (FEC) code C FEC and a length-S repetition code C REP . The channel observation at the receiver side r ¼ [r (1), . . . , r( j), . . . , r(J)]
T is represented by
where h k is the fading coefficient related to user k, and {n( j)} are samples of an additive white Gaussian noise (AWGN) process with zero-mean and variance s 2 ¼ N 0 =2. For simplicity, we only consider real {h k }, but the result can be easily extended to quadrature channels [2] . Assume that {h k } are known a priori at the receiver.
The CBC receiver consists of an elementary signal estimator (ESE) and a bank of K single-user a posteriori probability (APP) decoders (DECs), operating in an iterative manner. For simplicity, we assume binary phase shift keying (BPSK) signalling, i.e. x k ( j) 2 {þ1, À1}, 8k, j. The outputs of the ESE and DECs are extrinsic log-likelihood ratios (LLRs) about {x k ( j)} defined as eðx k ðjÞÞ ¼ log Pr ðx k ðjÞ ¼ þ1Þ Pr ðx k ðjÞ ¼ À1Þ ; 8k; j ð2Þ
Further denote by e ESE (x k ( j)) and e DEC (x k ( j)) the LLRs generated by the ESE and DECs [5] .
For specific user k, we rewrite (1) as
where
represents a distortion term with respect to x k ( j). From the central limit theorem, z k ( j) can be approximated by a Gaussian random variable if K is large. Denote by E(Á) and Var(Á) the mean and variance functions, respectively. We briefly list the serial CBC detection algorithm [1, 2] as follows. In a serial scheme, the ESE operations and the APP decoding are carried out user-by-user. The Serial CBC Algorithm:
Step 2: The ESE performs the following operations for user k:
e ESE ðx k ð jÞÞ ¼ log Prðx k ð jÞ ¼ þ1jrð jÞÞ Prðx k ð jÞ ¼ À1jrð jÞÞ
Step 3: De-interleaving e ESE (c k ( j)) ¼ p k
À1
(e ESE (x k ( j ))) is performed and then APP decoding [5] is performed in the DEC.
Step 4: The generated LLRs {e DEC (c k ( j )), 8j} are re-interleaved before sent to the ESE as feedbacks. Then the mean and variance for each chip are updated. When k < K, we go back to step 2 for the next user with k ( k þ 1. When k ¼ K, this iteration is finished, and we recommence at step 1 for the next iteration.
During the final iteration, the DECs produce hard decisions on information bits {d k (i), 8k, i}.
Power-interleaver generation method: As mentioned above, in IDMA systems, K user-specific interleavers {p k } with length J are used. Storing the indexes for these interleavers requires a considerable amount of memory. Meanwhile each MS should also inform the BS about its interleaving scheme, which may cost much bandwidth if it is not handled properly.
We propose a 'power-interleaver' method. Assume that we have a master interleaver f. Then we can generate the K interleavers in Fig. 1  using p (c)) ), etc. In this way, every interleaver is a 'power' of f. The rationale for this method is that if f is an 'ideal' random permutation, so are all {f k }, and these permutations are also approximately independent to each other. Based on this method, we simply assume that the BS assigns the power index k to each user k, and then f k will be generated at the MS for user k accordingly. This method not only reduces the amount of information exchanged between the BS and MSs, but also greatly reduces the memory cost. Consider the storage requirement during MUD at the BS. Return to the serial CBC algorithm and define p 1 f, where f is the master interleaver. After completing the detection cycle for user 1, the inter-
. nÀ1 < k < 2 n , it needs extra n À 1 cycles at most to 'multiply' these intermediate variables together. Therefore, the generation process of any interleaver takes a maximum of 2(n À 1) cycles. Let us take k ¼ 15, n ¼ 4 for example. Since
2 Á Á Á f, it takes 6 cycles. The simulation results below show that the power-interleaver performs nearly as well as the random-interleaver, regardless of whether we consider a short or long frame length scenario.
Numerical results: For simplicity, assume IDMA systems with BPSK signalling in single path AWGN channels and h k ¼ 1,8k. Without loss of generality, we use a uniform C REP {þ1, À1, þ1, À1, . . . } with S ¼ 16 for all users and 20 iterations. In Fig. 2 , uncoded IDMA cases are considered, i.e. without C FEC coding. The data length is 256 bits for K ¼ 16, and 64 bits for K ¼ 28, respectively. In Fig. 3 , rate-1=2 nonsystematic convolutional code with generators (23, 35) 8 , as C FEC , are employed, and data sequences with length 256 are used for different user number cases. From these two Figures, the performances of both kinds of interleavers are almost the same, which means that the proposed power-interleaver can entirely replace the random-interleaver. Fig. 2 Comparison of uncoded IDMA systems in single path AWGN channels, using two kinds of interleavers Fig. 3 Comparison of convolutional coded IDMA systems in single path AWGN channels, using two kinds of interleavers Conclusion: The new interleaver generation method, so-called 'power-interleavers', can take the place of random-interleavers without performance loss. This method can greatly facilitate the design and implementation issues for IDMA systems.
